slovodefinícia
pipelined
(encz)
pipelined,
pipelined
(foldoc)
pipeline
pipelined
pipelining

A sequence of functional units ("stages")
which performs a task in several steps, like an assembly line
in a factory. Each functional unit takes inputs and produces
outputs which are stored in its output buffer. One stage's
output buffer is the next stage's input buffer. This
arrangement allows all the stages to work in parallel thus
giving greater throughput than if each input had to pass
through the whole pipeline before the next input could enter.

The costs are greater latency and complexity due to the need
to synchronise the stages in some way so that different inputs
do not interfere. The pipeline will only work at full
efficiency if it can be filled and emptied at the same rate
that it can process.

Pipelines may be synchronous or asynchronous. A synchronous
pipeline has a master clock and each stage must complete its
work within one cycle. The minimum clock period is thus
determined by the slowest stage. An asynchronous pipeline
requires handshaking between stages so that a new output is
not written to the interstage buffer before the previous one
has been used.

Many CPUs are arranged as one or more pipelines, with
different stages performing tasks such as fetch instruction,
decode instruction, fetch arguments, arithmetic operations,
store results. For maximum performance, these rely on a
continuous stream of instructions fetched from sequential
locations in memory. Pipelining is often combined with
instruction prefetch in an attempt to keep the pipeline
busy.

When a branch is taken, the contents of early stages will
contain instructions from locations after the branch which
should not be executed. The pipeline then has to be flushed
and reloaded. This is known as a pipeline break.

(1996-10-13)
podobné slovodefinícia
pipelined burst cache
(foldoc)
Pipeline Burst Cache
PB Cache
Pipelined Burst Cache

(PB Cache) A synchronous cache built
from pipelined SRAM.

A cache in which reading or writing a new location takes
multiple cycles but subsequent locations can be accessed in
a single cycle. On Pentium systems in 1996, pipeline burst
caches are frequently used as secondary caches. The first 8
bytes of data are transferred in 3 CPU cycles, and the
next 3 8-byte pieces of data are transferred in one cycle
each.

(1996-10-13)
superpipelined
(foldoc)
superpipelined

1. Traditional pipelined architectures have a single
pipeline stage for each of: instruction fetch, instruction
decode, memory read, ALU operation and memory write. A
superpipelined processor has a pipeline where each of
these logical steps may be subdivided into multiple pipeline
stages.

2. Marketese for pipelined.

Nenašli ste slovo čo ste hľadali ? Doplňte ho do slovníka.

na vytvorenie tejto webstránky bol pužitý dictd server s dátami z sk-spell.sk.cx a z iných voľne dostupných dictd databáz. Ak máte klienta na dictd protokol (napríklad kdict), použite zdroj slovnik.iz.sk a port 2628.

online slovník, sk-spell - slovníkové dáta, IZ Bratislava, Malé Karpaty - turistika, Michal Páleník, správy, údaje o okresoch V4